We demonstrate a novel concept for low power compute-in-memory applications in a room temperature fabricated ZnO/Ta 2 O 5 thin film transistor. By writing during the off-state, the device power consumption is reduced to nW despite a large L/W ratio. A thinner gate insulator thickness gives higher on/off ratio, nevertheless this reduces the retention time. The on/off ratio in the thicker oxide can be improved by asymmetric voltage pulses of higher magnitude in the off state without affecting power consumption. Benchmarked against other ReRAM devices, the device shows a competitive 8 nJ per transition, which allows a reduction in power consumption compared to a filamentary device. Such non-filamentary devices have closer similarity to biological synapses on account of slow operating speed.
I. INTRODUCTION
Extremely low current consumption, switching speed of 10-100 nanoseconds and compatibility with CMOS have made ReRAM the default technology of choice for compute-inmemory and neuromorphic applications. Since ReRAMs rely on filamentary processes they face challenges of variability at extreme scaling at dimensions < 10 nm. Moreover, they require write voltages (V write ) typically at least ∼1V, resulting in a current I write (∼ μA − mA), leading to power consumption typically in μW − mW, although exceptions are reported in [1] . ReRAMs may typically be incorporated in crossbar arrays in two main configurations, a MOSFET addressed structure: 1 Transistor 1 Resistor (ITIR) and a conventional cross-point structure: 1 Selector 1 Resistor (1S1R). The latter architecture enables extremely tight scaling (4F 2 ) where F is the footprint, however suffers from sneak current leakage paths when attempting to address a single element of the array. On the other hand, the MOSFET addressed architecture suffers from poorer scalability, because of its larger footprint to deliver higher write currents for the ReRAM. This motivates the search for new physical mechanisms to address the gap between current computing performance and the ultimate efficiency of the human brain [2] . This paper presents a radically different approach where SET or RESET arises simply from ionic motion in the gate of a 3-terminal device, while it is off. This is made possible by decoupling the programming within the gate from the conduction path in the channel during the read operation. Our channel acts merely as a sensor of the state written in the gate insulator and in that sense, our three terminal device consists of a transistor with an integrated resistive memory within its gate insulator. We show characteristics of the device at two insulator thicknesses which enables some unique insight into the device behaviour. We demonstrate experimentally logic operations on a single device and estimate the scaling potential and applications of this concept.
II. METHODOLOGY

A. DEVICE FABRICATION AND CHARACTERISATION
Our device is a Solid Electrolyte FET (SE-FET) (W × L = 100 μm × 1.5 μm) fabricated via RF sputtering at room temperature and fully compatible with BEOL processing [3] . A conducting Indium Tin Oxide (ITO, 20 /square) is used as the gate electrode. Either 275 or 350 nm of tantalum oxide (Ta 2 O 5 ) acts as a bottom gate insulator, over which 40 nm of ZnO is sputtered as a channel. 100 × 200 μm 2 Al contacts are evaporated over the ZnO as top contact. Electrical characterization is undertaken using Keysight B2902A. Fig. 1 (a) and (b) highlight the fundamental differences between the SE-FET and conventional Resistive Switches (RS). Resistive Switches are 2-terminals devices consisting of metal contacts separated by ∼ 10 nm thick dielectric material. The resistance of this dielectric layer is modified via a filamentary process that has higher energy consumption due to higher current flowing through the device. In 2-terminal RSs, both "Write" and "Read" are achieved in a similar action by application of a voltage across the device. Though the read is achieved at a smaller voltage (V read ) in comparison to the write, reduction of the write voltage tends to increase writing time thus leading to increased energy consumption [4] . The write energy is usually technology-dependent and more challenging to scale due to variability and reliability with the size of the conductive filament [5] . Fig. 1 (b) highlights the three terminal based synaptic nature of our SE-FET (Solid Electrolyte FET) where read and write occur across two separate terminals, Drain-Source and Gate-Source, respectively, of the transistor. Its basic dual sweep transfer characteristics, shown in Fig. 1 (c) under dynamic gate bias, reveal a memory window with counter-clockwise hysteresis, whose width becomes wider for a thicker gate oxide. In the case of a Ta 2 O 5 /ZnO interface, conventional charge trapping could also lead to a memory window in the device transfer characteristics [6] . In this case, however, under a high positive gate bias (+25V∼ +35V), electrons injected from the ZnO into the Ta 2 O 5 lead to a clockwise hysteresis [6] , similar to that observed by us with SiN insulator [7] and opposite to that observed in the SE-FET. Furthermore, the mechanism of this device due to the electric field driven movement of oxygen vacancies (V 2+ ) in the gate insulating Ta 2 O 5 , has been unambiguously proven by the presence of peaks in the gate current characteristics indicated in Fig. 1 (d [7] . Different from the conventional ReRAM, due to a thicker insulator, the process is non-filamentary with leakage current limited by the relatively thick gate insulator ( Fig. 1 (d) ). When a positive voltage is applied on the gate, an increasing number of vacancies, are driven towards the Ta 2 O 5 and ZnO interface, thus resulting in a boost in carrier density and improved channel conductivity in the ZnO semiconductor. During the reverse scan, the accumulated charge is maintained, until a negative voltage supplied on the gate drives the V 2+ away from the interface due to electrostatic force. This results in sudden dispersion of the vacancies and steep switching even down to 26 mV/dec [8] . It is worth mentioning, due to increase in the number of ions generated with time, the I DS shows a strong dependency on time under constant gate voltage (Fig. S1 ). The polarity of the applied gate voltage and the insulator thickness dictates not only the concentration of channel carriers in the ZnO channel [3] , [7] but also the switching speed, limited by the diffusivity of the ions [7] , [8] . Application of a negative gate voltage results in a reduced concentration of electrons in the channel that leads to a higher resistance state (HRS) whereas a positive gate voltage sets the device to the low resistance state (LRS). The resistance state of the channel is read in the conventional way by application of a small V DS , while V GS = 0. Despite a large V GS during write, I write , remains limited by the gate leakage current I GS , of a thick oxide alone, thereby facilitating orders of magnitude reduction in power consumption. Furthermore, the incorporation of our device in a cross-bar array does not require a large drive current as in a 1T1R configuration. Our sole requirement is a sufficient gate voltage that is proportional to the thickness of the gate insulator and dictates the switching speed, i.e., higher voltage results in a faster switching speed.
III. RESULTS
A. BASIC DEVICE CHARACTERISTICS AND OPERATION
"Write" and "Read" operations in the SE-FET can be conducted synchronously as shown in Fig. 2 . The measured I DS arising from a series of pulses V GS in Fig. 2 (a) at a constant V DS = 0.1V, are shown in Fig. 2 (b) . Between each pulse, there is a point indicated by a circle in red at which V GS = 0 V. The I DS characteristics in Fig. 2 (b) confirm that the device memorizes its current state even when the gate is off (V GS = 0V). The polarity of I DS defines the low/high resistance states, (LRS/HRS), corresponding to accumulation/depletion of oxygen vacancies at the interface, as illustrated in the inset of Fig. 2 (b) . In this scenario, the state of the device is similar to what is shown in the Fig. 1 (c) .
Although the SE-FET "Write" and "Read" operations can be performed synchronously, this can potentially lead to high energy consumption during the "Write" operation. This is largely because the drain source terminal has to be kept "on" during the "Write" operation, which results in a high writing current ∼ 2μA. In the 2-terminal ReRAM, to overcome such an issue, effort has to be made to reduce the write time and voltage. However, in the presented 3-terminal SE-FET, as "Write" and "Read" operations occur at two separate terminals, the problem of energy consumption during write can be overcome by off-state operation. The device is operated between two terminals V G and V B (V B = V D = V S ) during write and V DS = 0.1V with V GS = 0 during read, as implemented via alternating pulses shown in Fig. 3 (a) . This also highlights the possibility that lateral scaling of the device is unaffected by voltage capability on the drain terminal. Fig. 3 (b) shows the resultant measured I DS for gate oxide thickness (T OX ) of 275 nm with channel length of 1.5 um during read, revealing distinct LRS and HRS states, separated by at least 3 orders of magnitude. A higher resistance of ∼1 M in LRS keeps the drain current low, thereby reducing the power consumption during the read stage. The inset shows the maximum and minimum variations of each state that are less than an order in magnitude. Moreover, the standard deviation of HRS (0.3 of an order) remains higher than that for LRS (0.06 order), as expected, due to the higher impact of noise on the HRS, where the current is low. Fig. 3 (c) shows the gate current characteristics vs. time, whose magnitude remains limited to 10nA, establishing that the maximum power consumption during write operation is less than 50nW for V GS = 5V. In Fig. 4 (a) , we examine the behaviour of a device with a thicker 350 nm oxide using the same input waveform shown in Fig. 2 (a) . In this case, the LRS and HRS differ only by an order of magnitude because the negative bias is unable to reset the device properly. (In the HRS, I DS increases from ∼ nA to ∼ μA). This problem can be easily addressed via asymmetric gate pulses of magnitude +5 V and −6 V respectively and an increase of gate bias for RESET as shown in Fig. 4 (b) resulting in an improvement to at least 2 orders of magnitude difference in the resistance states in Fig. 4(c) .
In the SE-FET, there exists a trade-off between the retention time, ratio of the HRS/LRS and the switching speed as a function of insulator thickness as described in Fig. 5 . Here, the devices are set to the LRS at I DS = 5 × 10 −5 A at 60 • C at V GS = 5 V. In comparison with the device with 275 nm thick gate insulator, the device with 350 nm shows permanent retention behaviour, maintaining the LRS at I DS = 1×10 −5 A beyond 900s whereas devices with 275 nm thick gate insulator decay to I DS = 1 × 10 −9 A after 60s, at 60 • C, as shown in the Supplementary Information Fig. S2 . We have earlier shown that the LRS for 350 nm is maintained beyond 10000 s at room temperature [3] . This agrees with the wider memory window shown in Fig. 1 (a) for the thicker insulator, due to a longer distance of travel for the ions and a smaller electric field during the SET/RESET operations at the same gate voltage. For the same reason, this leads to a faster switching speed and a higher R HRS /R LRS ratio for the 275 nm device at the same frequency. As the switching speed increases, the on/off ratio reduces. The switching speed is controlled by the diffusivity of the ions, recombination time, and oxide thickness. In the present case, limited by the overlapping drain/source and gate contacts, in the limit, both devices are unable to respond to switching times below 150ms, irrespective of insulator thickness, leading to a lower R HRS /R LRS at 13Hz (ie switching time of 76 ms) for this current geometry of the device.
B. LOGIC OPERATIONS
Similar to a bipolar or complimentary resistance switch (BRS or CRS) [9] , an example of the SE-FET as a finite-statemachine is depicted in Fig. 6 (a) . Application of V G or V B = 1 V or 0 shifts the device from LRS to HRS and viceversa, whereas S = 0 or 1 represents whether the device is in HRS or LRS. Fig. 6 (b) 
where the operators ·, +, and refer to AND, OR, and NOT logic, respectively. 14 out of a possible 16 logical functions of two inputs can be performed on a single device, while the remaining two functions, namely XOR and XNOR require an additional device [9] . A single device can be used to perform logic involving two or multiple inputs provided their operation can be broken down into a series of steps, in accordance with Eq. (1). Fig. 7 (a) highlights the two steps required to realise material implication or IMP operation (if A then B), A +B, which is an important operation to complete a logic set when combined with RESET [10] . In
Step 1, S = 1, while in Step 2, inputs A and B are applied to V B and V G with all possible outcomes summarized in the truth table. Fig. 7 (b) shows the sequence of V GS pulses generated as per the inputs V G and V B indicated in each row of the truth table in Fig. 7 (a) . The measured I DS is plotted in Fig. 7 (c) , for a device with T OX = 275 nm, showing close agreement with the expected state in the last column of the truth table in Fig. 7 (a) (highlighted by colour) .
In a similar way, if we redefine A and B as V G and V B respectively, the NIMP operation can be achieved as shown in Fig. 8 . The corresponding implementations of 2-input NAND and NOR are shown in Figs. 9 and 10 respectively. Here, each operation has to be broken down into three cycles including the initial set and reset [9] . The state initialisation takes place in step 1 after which the replication and memorization of A' occurs in step 2. In step 3, signal '1' & 'B' or '0' & 'B' are applied at V G and V B for realising NAND or NOR operation, respectively. The measured drain currents for T OX = 275 nm in Fig. 9 (c) and 10 (c) match with state values in the truth table, at each step in Figs. 9 (a) and 10 (a), respectively. Table 1 summarises the characteristics of state-of-the-art devices in comparison with our experimental results measured at 250 ms of switching time with V GS = 5 V. MTJs demonstrate the fastest switching, but OxRAM also switches in ns with energy scaling in nJ. Alongside reported non-filamentary ReRAMs, there is evidence from Table 1 of a programming voltage-switching speed-current dilemma, especially with non-filamentary ReRAMs operating in the time scale of seconds or even hours [11] as current levels are reduced in the quest towards truly neuromorphic systems [12] . Other non-filamentary devices scaled x1000 reported in [13] , for example, have power consumption in the μW range. In comparison, the current device, despite a 1.5um channel length and a common gate that extends over the entire chip, which therefore suffers from 100% overlap capacitance with the source/drain pads and underlying gate oxide, still shows promising low power density. Plotting our experimentally obtained switching time versus channel length in Fig. 11 (a) shows the lowest power consumption/unit area reported to date. However, despite the low power consumption, the device currently has a rather limited switching frequency partially due to the large active area of the device. As shown in Fig. 11 (b) , for a fixed pulse amplitude, when the input pulse frequency increases, the device loses the on/off ratio between LRS and HRS. As a result, a device with a given insulator thickness has a limited maximum operating frequency that can be further optimised by scaling of the channel length as shown in Fig. 11 (c) . This is because, ion accumulation is expected to initiate from the overlapping regions under the Drain/Source contacts and subsequently spread to the centre of the channel. Though the switching speed is relatively poor at 100ms for the current device with 1.5 μm channel length, extrapolating to similar dimensions as contemporary ReRAMs based on our measured data as a function of channel length, in Fig. 11 (c) , shows the potential of a switching speed of 150 ns with a 20 nm channel length, well within reach of a vertical cross-bar array using nanowires for this device. However, scaling in the vertical direction is more challenging and needs to be addressed via control of the diffusivity and ion concentration in the insulator. Potential applications of the SE-FET include spike sorting in neural (or brain-computer) interfaces, where limited communication bandwidth and energy budget prohibit transmission of large volumes of neuronal data for sorting in real time. Our potentially flexible platform technology is ideally suited for hardware implementable spike recording and feature extraction, as it does not even require historical data storage, at speeds of a few 100 kHz [14] . More recently, even volatile memory has been shown to serve this purpose [15] .
C. BENCHMARK
IV. CONCLUSION
In summary, the performance of a three terminal SE-FET with two different gate insulator thicknesses capable of memory and logic within a single transistor is compared. Using a non-filamentary mechanism and memory function of such a device, two-state logic operations with at least 3 orders of magnitude difference in the HRS and LRS states is demonstrated. Despite the large size and operating voltage, the device demonstrates a low power consumption in nW per transition with a new concept of off-state logic.
